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Abstract
The reciprocal function, 1/x, is important for many real-time algorithms. It is used in a large variety of algorithms from
areas ranging from iterative estimation to machine learning. Many of these algorithms are iterative in nature and require the
online computation of the reciprocal. Such an iterative structure often prevents effective use of pipelining for implementation of
the reciprocal. For this reason, a reciprocal algorithm requiring only a low amount of clock cycles is desired. Many real-time
algorithms, often being of approximate nature, can tolerate the use of only an approximate solution of the reciprocal. For this
reason, we present a low complexity non-iterative approximation of the reciprocal function. This approximation can be calculated
using only combinatorial logic. We present synthesis results showing that the proposed approach can be implemented with low
area requirements at high clock frequencies. We analytically describe the error of the approximation and show that by optimizing
a constant value used in the approximation, different variants with different error behaviors can be obtained. We furthermore
present performance results of application examples that, when using our proposed method, show only negligible performance
degradation compared to when using the exact reciprocal function, demonstrating the versatility of our proposed approach.
Index Terms
Iterative Algorithms, reciprocal, hardware implementation, real time
I. INTRODUCTION
The reciprocal is an important mathematical function for real-time implementation of algorithms in areas such as adaptive
signal processing or machine learning. Example applications are in the online calculation of a step-size or learning rate in
iterative or adaptive algorithms [1]–[3] or the calculation of activation functions of neural networks [4]. These applications
have in common that the reciprocal function is used inside iterations of an algorithm, and is potentially used multiple times in
a hardware architecture in a parallelized structure. For this reason, an architecture would be beneficial that can be performed
non-iteratively with only a small number of clock cycles (potentially within only one clock cycle) and only requires a low
amount of hardware. The benefit of implementing the reciprocal with only a small number of clock cycles stems from the fact
that, in low complexity iterative algorithms, a whole iteration can often be implemented with a small number of clock cycles.
Because in iterative algorithms the operand of the reciprocal function is often not known beforehand, the possibilities for
improvement by pipelining is often limited. The number of clock cycles required for calculating the reciprocal then adds to the
number of clock cycles required for an iteration. Although a large variety of algorithms for the implementation of the reciprocal
function have been proposed in the literature before, the proposed approaches typically favor high precision over a low number
of clock cycles. Besides classical algorithms for implementing a division, often based on digit recurrence algorithms (e.g. see
[5] and the references therein), algorithms proposed for real-time implementation often rely on iterative algorithms based on
the Newton method [6]–[8] or Goldschmidt’s algorithm [9]–[11]. Other approaches use lookup tables [12] or combine lookup
tables with iterative methods [13,14]. For these proposed methods, the first design goal typically is to obtain a high precision
reciprocal function. Latency and complexity is optimized subsequently while maintaining a precision as high as possible.
In this work, we follow a different approach. We observed that for many iterative algorithms an approximate algorithm for
the reciprocal function performs sufficiently well (given, that the error is within certain bounds as we will describe below). But
often it is of crucial importance to perform the calculation of the (approximate) reciprocal with a small number of clock cycles.
We therefore propose a method based on a piecewise linearization of the 1/x function using powers of two as linearization
points. The method is non-iterative and does not use a lookup table. It allows performing an approximation of the reciprocal
function with a leading one detector, two shift operations, and one subtraction. We show how to analytically optimize a
parameter of this approximation such that the approximation is either always below the exact curve 1/x, above the exact curve,
or it has an average relative error, compared to the exact curve, of zero. We furthermore analytically describe the error and
derive bounds on maximum relative error for different variants of the approximation. We furthermore present a monotonicity
preserving extension that allows obtaining a maximum relative error of less than 6% by using one additional comparison
operation.
We present hardware architectures demonstrating that the proposed method can be implemented in one clock cycle with
low area requirements and high clock frequencies. We furthermore present synthesis results demonstrating the performance
when introducing intermediate registers between the combinatorial blocks (as it is often done to further increase the clock
frequency).
The financial support by the Austrian Federal Ministry for Digital and Economic Affairs, the National Foundation for Research, Technology and Development
and the Christian Doppler Research Association is gratefully acknowledged.
This work has been supported by the COMET-K2 Center of the Linz Center of Mechatronics (LCM) funded by the Austrian federal government and the
federal state of Upper Austria.
M. Lunglmayr is with the Institute of Signal Processing, Johannes Kepler University Linz, 4040 Linz, Austria (e-mail: michael.lunglmayr@jku.at).
O. Ploder is with the Christian Doppler Laboratory for Digitally Assisted RF Transceivers for Future Mobile Communications, Institute of Signal Processing,
Johannes Kepler University Linz, 4040 Linz, Austria (e-mail: oliver.ploder@jku.at).
ar
X
iv
:2
00
7.
06
24
1v
1 
 [e
es
s.S
P]
  1
3 J
ul 
20
20
2II. PIECEWISE LINEAR INTERPOLATION OF 1/x
The idea of representing 1/x as a piecewise linear function has been already proposed in [15]. There the breakpoints
(connecting points of the line segments) of the linear segments have been optimized to minimize the approximation error. This
approximation was then used in a bitstream-based architecture to approximate the 1/x function.
In this work, we will use a different approach. Although we also approximate the reciprocal by a piecewise linear function,
the breakpoints of the segments have not been chosen with the aim of minimizing the approximation error but with the aim
of designing a method with low complexity. For simplicity, in this work we will assume that we only calculate 1/x for values
x > 1.
The main idea is as follows. We only use powers of two as breakpoints for all line segments. For every line segment
we use (2z, 2−z) as start point and (2(z+1), 2−(z+1)) as endpoint, with z ∈ {0, 1, 2, . . .}. Fig. 1 graphically shows this
approximation. The idea is to use the next value lower or equal to x as 2z = 2blog2(x)c and the next value greater or equal to
Fig. 1. Piecewise linearization of 1/x.
x as 2z+1 = 2blog2(x)c+1. With these linearization endpoints, for each value 2z ≤ x < 2z+1 the piecewise linear representation
can be described by
(1− a)2−z + a2−(z+1) = (2− a)2−(z+1), (1)
with the linear combination factor 0 ≤ a ≤ 1. For a given value x, the corresponding value a can be calculated as:
a =
x− 2−z
2−(z+1) − 2−z = x2
−z − 1 (2)
Using a in (1) results in the approximate function yl:
yl(x,C) = (C − x2−z)2−(z+1), (3)
where the constant C = 3 results from the above derivation. In this paper, we always use1 z = blog2xc. Using a more general
constant C allows to change the characteristics of the approximation as we will describe below.
The obtained approximation is especially interesting from a computational complexity point of view. Fig. 2 shows an
architecture for performing the calculation of (3). The architecture consists of a leading one detector (LOD) and bit-reversal
block to calculate 2−z , two blocks performing a multiplication with a power of two, a constant shift, and an adder to implement
(3). In the next section, we will discuss the blocks of the architecture in more detail. The encircled letters in the figure correspond
to the subsections of Sect. III.
III. BUILDING BLOCKS OF APPROXIMATION ARCHITECTURE
A. Leading One Detector (LOD) and bit-reversal
To calculate 2z = 2blog2(x)c, the architecture uses a so-called leading one detector2. It can be performed by a structure as
shown in Fig. 3. Its functionality is that it clears all bits below the leading one bit. This is depicted in Fig. 3 by the inverted
inputs of the AND gates. For a bit in the output bit vector, all bits of the input vector that have a higher significance (i.e. are
1because the variable z depends on x we ommit the depency on z in yl(x,C)
2The name might be a little misleading, as the block does not only detect a leading one but also sets only the leading one in its output; we use this name
following the wording that is common in the state-of-the-art literature as e.g. in [8].
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Fig. 2. Approximate 1/x architecture.
left of the output bit) are connected to inverted inputs of the corresponding AND gate. Alternatively, the LOD can also be
calculated using a bitwise AND operation of the bit-reversal of a number with its two complement [8].
The value 2−z is then obtained from 2z by a simple bit-reversal (i.e. a mirroring of the bits at the radix point that is without
cost in a hardware implementation).
B. Multiplication with a power of two
The bit-reversed result of the LOD is required two times in (3). One time in the multiplication with 2−z and one time shifted
right in the multiplication with 2−(z+1). Both multiplication operations can either be realized with dedicated multipliers (in
case they are available, e.g., on an FPGA) or with a multiplier-like structure having OR gates instead of full-adders as depicted
(in its most simple) form in Fig. 4. For this, we assume that the power of two is always at the input b of the multiplication
block. In the figure, the blocks >> 1 arithmetically shift to the right by one. Because in the second operand, the power of two,
only one bit can be set to one, OR operations between the >> 1 layers are sufficient (instead of full adders when multiplying
with an arbitrary number).
C. Subtraction from Constant
The last part of the architecture is a subtraction from a constant C. The above derivation resulted in C = 3. As we describe
in the next section, this constant allows to further optimize this approach. Using a different constant C changes the error
behavior of the proposed method. As we will describe below, one can alternatively select this constant in a way such that the
approximating curve is always below the optimal curve, or that the approximating curve has an average relative error of zero
(compared to the exact solution of 1/x). This allows optimizing the method for the desired error behavior.
IV. OPTIMIZING THE SUBTRACTION CONSTANT
Due to the convexity of the 1/x function, a piecewise linearization using C = 3 is always above the curve. This means
that the error e(x,C) = yl(x,C) − 1/x = yl(x, 3) − 1/x is always positive. However, depending on the use-case for the
approximate 1/x function, another error behavior might be desired. In this section, we discuss two alternatives: first, changing
the approximate function such that it is always smaller or equal than the 1/x function (i.e. that the error e(x) is always
negative) and, second, changing the approximate function such that the average relative error is zero. As we show below, both
alternatives can be obtained by just changing the factor C.
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Fig. 3. Leading One Detector.
A. An approximation that is always below 1/x
The idea behind this variant is to calculate the maximum error e(x, 3) = yl(x, 3) − 1/x for every line segment and to
subtract it from yl(x, 3). This will lead to an approximation that is always below 1/x. For this we first obtain the positions
x∗(z) of the maximum error of each linearization interval by deriving de(x,3)dx and setting the derivative to zero:
d e(x, 3)
dx
= −2−z2−(z+1) + 1
x2
= 0 (4)
⇒ x∗(z) = 2 2z+12 (5)
Inserting these points x∗(z) in e(x, 3) gives the values of the maximum error per line segment:
(3− x∗(z)2−z)2−(z+1) − 1/x∗(z) = (3− 2
√
2)2−(z+1). (6)
Subtracting this value from yl(x, 3) for all linearization intervals ensures that the approximation curve is always below 1/x
and results in
yl(x, 3)− (3− 2
√
2)2−(z+1) = (7)
= (3− x2−z)2−(z+1) − (3− 2
√
2)2−(z+1) (8)
= (2
√
2− x2−z)2−(z+1) = yl
(
x, 2
√
2)
)
. (9)
This means that an approximation that is always below 1/x can be obtained by using the constant C = 2
√
2 in yl(x,C).
B. Analytical description of relative error
In general, the error of our reciprocal approximations can be described by numerical evaluations, but can also be described
analytically. In our viewpoint, the error relative to the exact value
r(x,C) =
e(x,C)
1/x
= x e(x,C) (10)
is most interesting as it naturally puts the approximation error into perspective.
We analytically describe the average relative error (for an arbitrary constant C) by integrating over the error r(x,C) and
dividing the result by the interval width 2z . This results in the average approximation error for an arbitrary C as
ravg(C) =
1
2z
∫ 2z+1
2z
(C − x2−z)2−(z+1) − 1/x
1/x
dx
= 3/4C − 13/6. (11)
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Fig. 4. Multiplication with a power of two
For C = 3 this results in a value for the average relative approximation error of 1/12 ≈ 8.33%. Fig. 5 shows the relative error
for C = 3 plotted over x. For C = 2
√
2 one obtains an average relative error ravg(2
√
2) ≈ −4.53%. Furthermore, (11) also
gives insight on how to choose a constant resulting in
ravg(C) = 0. (12)
By solving this equation for C one obtains C = 26/9 ≈ 2.8889 as a third variant of the proposed methods, achieving an
average relative error of zero.
In the above derivation using C = 3, we found the location of the maximum error point x∗(z) = 2
2z+1
2 as well as its value
(3− 2√2)2−(z+1) for C = 3. The position of the maximum relative error is slightly different, as one can obtain by deriving
r(x,C) with respect to x
d r(x,C)
dx
=
d x e(x,C)
dx
= C − x2−(z−1) (13)
Setting the derivative to zero gives the position of the extremal point
C2(z−1). (14)
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Fig. 5. Relative approximation error over x for C = 3
Evaluating r(x,C) at the position of its maximum gives for C = 3
rmax(3) =
(3− 2√2)2−(z+1)
2−
2z+1
2
=
3− 2√2√
2
= 12.5%. (15)
For the variants using C = 2
√
2 and using C = 26/9, the largest errors (in terms of absolute value) occur when approaching
the interval borders 2z+1 from the left side. This means that the maximum error can be calculated at the value x = 2z+1 (more
precisely at a infinitesimal small value before 2z+1 as the value 2z+1 already belongs to the next linearization interval) as
e(2z+1, C) = (C − 2z+12−z)2−(z+1) − 2−(z+1). (16)
Relating this value to 1/x = 2−(z+1) gives the relative error at the interval border, i.e. the maximum relative error for C either
26/9 or 2
√
2 as
rborder(C) =
e(2z+1, C)
2−(z+1)
(17)
=
(C − 2)2−(z+1) − 2−(z+1)
2−(z+1)
= C − 3. (18)
For the values C = 2
√
2 this gives the largest (in terms of its absolute value) relative error of −17.16%. The largest (again seen
from an absolute value perspective) relative error when using C = 26/9 and (18) is −11.1%. In Sect. V-A we will show a simple
method to significantly reduce the maximum relative error of both versions, when using C = 2
√
2 or C = 26/9 ≈ 2.8889,
respectively.
Fig. 6 shows 1/x and the approximations with the different factors C. As one can observe from this figure, the curves
show the characteristics we calculated C for: the curve for C = 3 is always above 1/x, the curve for C = 2
√
2 is always
below 1/x and the curve for C = 26/9 is in between. One can further notice that, for the last two variants (C = 2
√
2 and
C = 26/9) due to the subtractions of the maximum and average errors, respectively, the approximations are not monotonic
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Fig. 6. 1/x and approximation curves
any longer. If monotonicity is required for an application we below propose a simple add-on not only ensuring monotonicity
but also reducing the error as well.
V. IMPLEMENTATION OF APPROXIMATE 1/x
Although the whole structure of Fig. 2 can be implemented using only combinatorics, one typically will introduce intermediate
registers between the combinatorial sub-components. Such registers could be placed after the LOD block, after adding the
constant C and after the second multiplication with a power of two. This would allow for a high clock frequency while
still requiring only 3 clock cycles for calculating the approximate 1/x function. However, the structure can be re-arranged as
shown in Fig. 7. This structure originates from multiplying out the brackets of (3). The changed structure requires a block for
a multiplication with a squared power of two. Such a block can be easily built by altering the structure of Fig. 4 such that
each >> 1 layer is replaced by >> 2. The architecture shown in Fig. 7 allows running both blocks, the one performing a
multiplication with a power of two and the one performing a multiplication with a squared power of two, in parallel. A natural
register placement for such a structure would be again after the LOD block and then after the final adder. This would reduce
the number of required clock cycles to two. One can however implement both structures shown in Fig. 2 and Fig. 7 without
intermediate registers, then requiring only a single clock cycle for processing. In Sect. VI, we compare the different variants
in terms of resource allocation and clock speed, with and without intermediate registers.
A. Monotonicity preserving extension (MPE)
As described above, when using the two discussed C-values smaller than 3, the monotonicity of the approximation is no
longer preserved. The error of the approximation is largest at the interval borders of the piecewise linearization. In this section,
we describe a simple extension addressing both issues, preserving the monotonicity as well as reducing the maximum error
of the approximation. As can be seen from Fig. 6, the error increases due to the fact that the approximation goes below the
value 1/x of the interpolation interval border, i.e. 2−(z+1). The idea of this extension is to limit the approximation value to be
always higher or equal to 2−(z+1). This can be performed by a comparison and a multiplexer, as it is schematically shown in
8-
Fig. 7. Approximate 1/x architecture - parallelized version.
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Fig. 8. Monotonicity preserving extension (MPE).
Fig. 8 (this architecture can be even more simplified by logic optimization). This extension can be added to both the design of
Fig. 7 and the design of Fig. 2, respectively, as both allow to access the value 2−(z+1) (the value of 2−z shifted right by one).
The extension does not only ensure the monotonicity of the approximation, but it also reduces the maximum error for C values
smaller than 3 (for C = 3 the extension would have no effect and is therefore redundant). This can be seen by calculating the
point where the approximation is 2−(z+1) (this is the first value that will be clipped by the architectural extension; as 1/x is
monotonically decreasing, this is the value with the largest error of all clipped values in the linearization interval). Calculating
9this point can be performed by expressing
(C − x2−z)2−(z+1) = 2−(z+1) (19)
⇒ xc(C) = (C − 1)2z (20)
leading to the first clipped point xc(C) in dependence of the value C. Inputting the value of the approximation (with extension)
2−(z+1) point in the error e(x) gives
Relating this error to the correct value 1(C−1)2z gives the relative error
rc(C) =
3− C
2
(21)
at the first clipping point (one can also see from this derivation that for C = 3 the clipping is redundant, as the clipping point
would be at the border of the linearization interval, giving an error of zero). For C = 2
√
2 this gives rc(2
√
2) ≈ 8.58% and
for C = 26/9 this gives rc(26/9) ≈ 5.69%.
Fig. 9 and Fig. 10 shows the errors over multiple linearization intervals for the approximation with and without MPE for
C = 2
√
2 and C = 26/9, respectively. As one can see from these figures, the simple extension allows to significantly reducing
the relative error. It leads to the smallest maximum relative deviation of rc(26/9) ≈ 5.69% for C = 26/9 and to the smallest
error range of rc(2
√
2) ≈ 8.58% for C = 2√2 (the error for this approximation is always negative, thus limiting the negative
error automatically limits the error range here).
VI. SYNTHESIS RESULTS
We synthesized the designs presented in this work for two FPGAs, a Cyclone V FPGA and a Startix V FPGA. We
used Quartus Prime 17.1 for synthesis. For the presented synthesis results, version I of the architecture refers to the design
schematically presented in Fig 2. We synthesized two variants of version I, one using the FPGAs onboard multipliers and one
variant using the multiplication components of Fig. 4. Version II of the architecture refers to the design schematically presented
in Fig. 7. We synthesized all designs for x values using an input bitwidth B = 16, outputting a value with the same bitwidth.
For the synthesis results presented in the Tab. I and Tab. II, the columns a represent the synthesis results with the synthesis
optimization mode set to “Balanced” but where register merging and register duplication was not allowed, respectively. The
columns b represent synthesis results where the optimization mode was set to “Performance (Aggressive)”. For this mode
register merging and register duplication were allowed. The tables contain the numbers of occupied adaptive logic modules
(ALMs), the number of occupied flip-flops (output as “Registers”) as well as the number of digital signal processing blocks
(DSP blocks) that contain the dedicated multipliers (as well as registers and adder circuitry). All synthesis results include a
registering of the input x, to obtain valid timing results of the synthesis. In an application using the proposed architecture,
such registers will typically be part of the architecture anyway as it is common to use registers to reduce the critical path.
They are often used at the interfaces of sub-blocks of an architecture. In such a case, the number of registers of the synthesis
tables for the presented architectures can be reduced by 16.
The synthesis results for the Cyclone V are shown in Tab. I. The table shows a resource utilization below 1% for each of the
synthesized designs. Version I with full multipliers is the slowest but requires the smallest number of adaptive logic modules
(ALMs) and Registers. However, it requires two DSP blocks while the other versions can be implemented without any DSP
blocks. Especially version II shows very good results, combining low resource allocation with a maximum clock frequency
up to nearly 200MHz. According to the authors’ experience such a clock frequency is seldom achieved for practical designs
using this FPGA. Thus, the presented architecture will typically not be the limiting factor for the maximum clock frequency
in typical designs. Version II is also favorable over the other synthesized designs because it only requires one clock cycle less
than the other two designs. Including the MPE barely affects the clock frequency of the designs and only moderately increased
the resource requirements of the design. However, in these synthesized variants it requires one clock cycle more to keep the
high clock frequency. The synthesis results for the Stratix V FPGA are shown in Tab. II. For these results, the identical VHDL
codes have been used as for the results of Tab. II. As expected, the clock frequency of the synthesized design increases for this
FPGA. For this FPGA the maximum clock frequency was achieved for version II of the design, yielding up to about 380MHz.
As expected because of a similar structure of the FPGA’s building blocks (e.g the ALMs) the resource allocations in terms of
the allocated numbers have been comparable between the Stratix V and the Cyclon V. The main differences are the different
maximum clock frequencies.
Both tables show that all the presented variants require a low number of the resources of the respective FPGAs (signifcantly
below 1%). As one can furthermore see, especially by register duplication the synthesis is able to increase the clock frequency
(these registers are in parallel and thus do not increase the number of required clock cycles).
We also synthesized version II using an output register and no intermediate registers. The results thereof are shown in
Tab. III. One can see from these results that even when using no intermediate registers, on the Cyclone V, a clock frequency
of about 100MHz and above could be achieved. For the Stratix V, clock frequencies of above 200MHz could be achieved.
The ALM requirements where around 66 without MPE and around 86 with MPE. Please note that to achieve valid timing
estimations from the synthesis, we again included a registering of the input in the design (accounting for 16 flip-flops of the
synthesis results; 16 more were used for the output register and one additional to hold a valid strobe signal for the output).
The implementations of Tab. III allow performing the described approximations within a single clock cycle.
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TABLE I
SYNTHESIS RESULTS FOR DIFFERENT IMPLEMENTATIONS ON CYCLONE V: 5CSXFC6D6F31C6
Version
I with full
multipliers
I with Fig. 4
components
II
a b a b a b
ALMs (of 41, 910) 38 33 127 208 89 125
Registers (of 166 036) 363 483 88 196 54 107
DSP blocks (of 112) 2 2 0 0 0 0
Fmax slow 1.1V 85C
(MHz)
134.7 151.33 155.84 199.36 142.92 199.04
Clock cycles 3 3 2
Version (including MPE)
ALMs (of 41, 910) 49 51 135 222 101 143
Registers (of 166 036) 663 963 108 219 74 166
DSP blocks (of 112) 2 2 0 0 0 0
Fmax slow 1.1V 85C
(MHz)
127.32 153.89 153.09 194.51 142.39 211.46
Clock cycles 4 4 3
3: the residual registers have been used from the DSP Blocks.
TABLE II
SYNTHESIS RESULTS FOR DIFFERENT IMPLEMENTATIONS ON STRATIX V: 5SGSMD5K2F40C2
Version
I with full
multipliers
I with Fig. 4
components
II
a b a b a b
ALMs (of 172, 600) 42 39 125 208 89 126
Registers (of 706, 560) 364 514 88 179 54 114
DSP blocks (of 1, 590) 2 2 0 0 0 0
Fmax Slow 900mV
85C (MHz)
247.89 252.33 296.74 368.42 282.49 387.6
Clock cycles 3 3 2
Version (including MPE)
ALMs (of 172, 600) 53 52 135 225 101 142
Registers (of 706, 560) 664 944 108 220 74 187
DSP blocks (of 1, 590) 2 2 0 0 0 0
Fmax Slow 900mV
85C (MHz)
249.38 248.94 309.6 364.83 274.5 388.5
Clock cycles 4 4 3
4: the residual registers have been used from the DSP Blocks.
VII. COMPARISION WITH STATE-OF-THE-ART
As described in the introduction of this work, the aim of most state-of-the-art algorithms is to approximate the reciprocal
function with a high precision. Although a direct comparison to such algorithms might not be completely fair (due to the
different design aims of the architectures as commented above), one can use synthesis results of state-of-the-art works to
put this work into perspective. In Tab. IV we collected three synthesis results of efficient reciprocal FPGA implementations
reported in literature.
The results have all been synthesized for 16 bit fixed point precision numbers as it was also done for synthesis results
presented in this work. As one can see from this table, the reported methods require much higher hardware resources and
also require higher computation times due to either lower clock frequencies of a larger number of required clock cycles for
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TABLE III
SYNTHESIS RESULTS FOR VERSION II WITHOUT INTERMEDIATE REGISTERS ON CYCLONE V: 5CSXFC6D6F31C6 AND ON STRATIX V:
5SGSMD5K2F40C2
Cyclone V:
5CSXFC6D6F31C6
Stratix V:
5SGSMD5K2F40C2
a b a b
ALMs (of 172, 600) 66 66 67 65
Registers (of 706, 560) 33 33 33 33
DSP blocks (of 1, 590) 0 0 0 0
Fmax Slow 900mV
85C (MHz)
135.23 134.68 262.26 268.31
(including MPE)
ALMs (of 172, 600) 84 89 86 90
Registers (of 706, 560) 33 33 33 33
DSP blocks (of 1, 590) 0 0 0 0
Fmax Slow 900mV
85C (MHz)
99.8 117.18 213.27 240.56
TABLE IV
LITERATURE REPORTS ON EFFICIENT RECIPROCAL IMPLEMENTATIONS
Work reported in [7] [7] [5]
FPGA VIRTEX-4
SX35
VIRTEX-7
690T
Stratix-V
5SGXMA7
Slices 347 not reported 339
LUT 372 111
Registers 568 240 73
DSP blocks 7 6 5
Clock cycles 25 25 3
Clock frequency 294.1 740 68.62
completing the calculation. This is due to the different aims of the cited works, providing a high precision implementation of the
reciprocal function. If one requires such high precision, the cited designs efficiently allow calculating the reciprocal function.
If the precision of our proposed approximate approach is sufficient for an application at hand, the architectures presented in
this work require significantly less hardware resources as well as significantly less computation time.
VIII. APPLICATION EXAMPLE I: SPARSE KACZMARZ ALGORITHM
In this section, we show the effect of using the approximate 1/x function in a sparse estimation setting using a sparse LMS
filter based on linearized Bregman iterations [2,3].
The main structure of such a sparse LMS filter is shown in Fig. 12. Here the sparse LMS filter is shown in a system
identification scenario, estimating a system impulse response h. The estimation results are the filter coefficients of the sparse
LMS filter w(k) = [w(k)1 , w
(k)
2 , . . . , w
(k)
p ].
The figure shows the update equations for the filter coefficients w(k). The first equation uses a reciprocal calculation for
calculating the step size µk. We simulated sparse system identification for system impulse responses h of length 30 with
3 non-zero elements. Fig. 13 show an example result obtained for this sparse estimation example up to 1200 sparse LMS
iterations. The input signal of the sparse LMS was sampled from a uniform random distribution out of the interval [0, 1]. Here,
we show results obtained in double precision to prevent other quantization effects from influencing the results. To obtain the
estimation results we used three different variants, one using the optimal 1/x function, one using the approximation of this
work with C = 2
√
2, with and without MPE, respectively, and one using 2−dlog2(x)e. Because here the 1/x calculation is used
for the step size of an iterative algorithm (where too large values can lead to divergence) the variant with C = 2
√
2 was used.
The simpler approximation 2−dlog2(x)e was used to provide a base-line for comparison. The results show the square root of
the averaged squared error norm:
√
mean ‖wˆi − w‖22 over the iterations i. The averaging was performed over 1000 randomly
selected test-cases. wˆ(k) are the estimated filter coefficients at iteration k and h are the true filter coefficients. As the results in
Fig. 13 show, for this use-case, the approximation discussed in this work comes very close to the optimum solution while the
simpler approximation 2−dlog2(x)e leads to a significant increase of the number of required iterations for the Sparse LMS to
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converge. Because the results of the approximation with C = 2
√
2 are already close to the optimum solution, for this test-case,
MPE only provides slight performance gains.
IX. APPLICATION EXAMPLE II: K-MEANS ALGORITHM
For the second application example, we investigated the use of our approximate 1/x function in the k-means clustering
algorithm [16]. This algorithm iteratively performs the assignment of vectors into one of K clusters. Each iteration consists
of two steps
1) for every cluster: calculate the cluster mean among all vectors that belong to a cluster
2) (re-)assign each vector to the cluster with the closest mean
The first step of an iterations consists of a mean calculation that involves a 1/|Ck| operation (here, |Ck| being the number of
vectors belonging to cluster Ck; Ck being the corresponding set of vectors).
We compared the results using the optimal 1/x function for the mean with the results using our approximation with
C = 26/9 and MPE. For this, we simulated K clusters by randomly placing center point on the 2-dimensional plain where
for each coordinate a random integer out of {−4,−3,−2,−1, 0, 1, 2, 3, 4} was chosen. Around each center point we randomly
placed 100 points drawn from a Gaussian distribution with a covariance matrix(
0.5 0.05
0.05 0.5
)
. (22)
Fig. 14 shows an example result showing the clustering obtained by the k-means algorithm. The coloring shows the membership
to a cluster (here we use the coloring from the optimal result as the cluster membership might differ depending on the used
approach for calculating/approximating the 1/x function). The circles mark the cluster centers using the optimal 1/x function.
Triangles mark the cluster centers using the approximate variants. For comparison, we again plotted the results when using
2−dlog2(x)e as a coarse approximation for the 1/x function. The corresponding cluster centers are plotted as diamonds in
Fig. 14. For all three approaches, we used the same random initialization points for the start centers at the beginning of the
algorithm.
This figure shows that using the very coarse approximation 2−dlog2(x)e resulting in large deviations. Contrary, with the
proposed approximation, the deviation is only minor compared to the optimal solution.
We furthermore compared the performance of k-means with these three methods to calculate/approximate the 1/x function
in a more detailed simulation study. For performance comparison we used the sum of squared distances (SSD) of each vector
vi = [vi1, vi2, . . . vip] to the center of its cluster Ck:
SSD =
K∑
k=1
∑
i:vi∈Ck
‖vi − v¯k‖22. (23)
With the cluster centers
v¯k =
1
|Ck|
∑
i:vi∈Ck
vi. (24)
This metric is minimized by the k-means algorithm (at least up to a local minimum), so it provides a natural quality measure
for the results using the approximations for 1/x.
For this we plotted the relative increase of the SSD-value caused by an approximation in percent:
rSSD = (SSDapprox − SSD)/SSD ∗ 100%, (25)
with SSD as the value of (23) when using the exact value of 1/x and with SSDapprox as the value of (23) when using an
approximation of 1/x. Fig. 15 shows the results for different k-means clustering scenarios using different numbers of K. For
each number of K, the results have been averaged over 10000 test cases. We again used the coarse approximation 2−dlog2(x)e
for 1/x for performance comparison. As one can see in Fig. 15, the performance when using our proposed approximation
with C = 26/9 is only 3 − 5% worse than the ideal solution. When using MPE the performance could be further improved
for most K values by about 0.5% on average. The results when using 2−dlog2(x)e are on average more than 100% worse than
the optimal ones, leading to, especially for a large number of clusters, unusable results.
X. APPLICATION EXAMPLE III: NEURAL NETWORK REGRESSION
As a third example, we use our approximate 1/x method is in a neural network (NN) for regression. For this task, we chose
to use a NN to estimate the angles of rotation of the well known MNIST dataset [17]. As a starting point of this example,
we used the network described in [18] and replaced all rectified linear unit (ReLU) layers with sigmoid activation functions,
defined as
f(x) =
1
1 + e−x
, (26)
so that the NN has division operations in its forward path. The network takes a 28× 28 black and white picture of the dataset
as input (cf. Fig. 16) and processes it through several convolution layers [19]. These layers extract features from the images
useful for estimating its angle of rotation. Further, several batch normalization [20], pooling [19], and dropout [21] layers
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TABLE V
PERFORMANCE OF THE IDEAL 1/x FUNCTION AND ITS APPROXIMATIONS WHEN USED IN THE ACTIVATION FUNCTIONS OF A NN.
Algorithm RMSE Acc.
1/x 5.70 92.46%
approx. 1/x w/ C = 26/9 5.93 91.50%
approx. 1/x w/ C = 26/9 and MPE 5.76 92.16%
2−dlog2(x)e 15.72 42.10%
are used to aid the NN in its task. As mentioned before, after each pooling, convolution, and batch normalization block, one
activation function is used on the output of each of those blocks. In the original NN this was the ReLU function, which was
replaced with a sigmoid activation to demonstrate the application of our reciprocal approximations in a neural network. This
new architecture is shown in Fig. 17 which was plotted using [22]. The final output is obtained by a fully connected layer
without activation functions to exploit the whole range of the output signal. In order to keep the implementation simple and
to have a valid baseline, we trained the model on standard sigmoid layers using 1/x and then replaced the corresponding
layers, after training, with approximations that make use of our 1/x approximation and, again for comparison, the 2−dlog2(x)e
approximation. To evaluate the different implementations with respect to their performance, we use the root mean squared
error (RMSE) defined as
RMSE =
√√√√ 1
N
N∑
i=1
(yi − yˆi)2 , (27)
where the true value is given by yi and the NN’s estimation is yˆi. We further define the accuracy as the percentage of
predictions having an error of no more than 10 degrees. The results are summarized in Tab. V. It can be seen that our
approximation yields in almost no change to the RMSE and accuracy. Further, the use of MPE leads to a slightly better
performance. The approximation by 2−dlog2(x)e results in an increase of approximately 175% in terms of the RMSE and a
decrease of more than 50% in terms of accuracy.
XI. CONCLUSION
We presented an approximate variant of the reciprocal function, based on piecewise linear approximation, that can be
efficiently implemented in digital hardware. We described a corresponding architecture that can be built using only combinatorial
logic. Even when additional registers between the combinatorial sub-blocks are introduced, as it is common for practical
applications, the presented approach can be implemented with 2 to 4 clock cycles maintaining high clock frequencies. We
show synthesis results demonstrating the low area requirements and the high clock frequencies of the proposed design. We
analytically described the error of the approach and show how to optimize a constant value used by the design. This way,
different error behaviors of the design could be achieved and the constant was optimized accordingly. We finally present
application examples that show practically negligible performance losses when using our proposed reciprocal function instead
of the exact reciprocal function.
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Fig. 9. Relative errors for C = 26/9 with and without MPE
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Fig. 16. An example of 20 input images to the NN.
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Fully Connected Layer
Fig. 17. Architecture of the neural net used to estimate the angles of rotation.
